receiver chips usually use a variable gain amplifier (VGA) to achieve gain controlling, the control signals of VGA are from the baseband digital signal processor.The VGA is required to adjust the amplitude of the received signal depending on the signal level so as to keep almost constant signal level at the ADC input [3] . This paper presents a wideband VGA with an operating frequency from DC to 1.08GHz, variable gain range from 0dB to 60dB, 2dB gain step, 50 ohms outputresistance. The total current consumptionis 20 mA. 
2．VGA Structure

Amplifier Design for Coarse Gain Control Stage
Four same amplifiers are cascaded to form the coarse gain control stage. The topology of the amplifiers is shown as Fig.3 . The amplifiers use open loop structure with local feedback [4] . Compared to the closed loop structure with operational amplifier, Open-loop amplifiers are suitable for low power and broadband applications [5] . The input stage of the circuit is a transconductance amplifier which converts the input voltage into small signal current. The small 2) The open loop amplifier has a relatively simple topology which can achieve a larger bandwidth with smaller power consumption.
3) The circuit has less active components and is likely to achieve better noise performance.
The following is the analysis of the circuit [6] . The input stage (M1, M2) can be seen as a source follower. The voltage gain of the input stage can be expressed as:
Whereg m is the transconductance of the input transistor, Tis the additional loop gain of the local feedback. If g m and Tare big enough, the voltage gain of the source follower is close to 1.
The small signal current generates an output voltage over R L , so the gain of the whole circuit is:
The circuit gain is closer to the ratio of resistors due tothe local feedback, which increases the gain accuracy and linearity.
When the switch signal SWis set to low level, the feedback resistor is large and the circuit gain is 0dB. When the switch signal is set to high level, the feedback resistor is small and the circuit gain is 12dB. At the same time the feedback capacitor C S is also connected in the circuit to improve the bandwidth.
Amplifier Design for F ineGain Control Stage
The schematic of the amplifier in coarse gain control stage is shown is Fig.4 . This circuit is similar to the topology in Fig.3 , with more feedback resistors and switches. And more capacitors are added to keep the gain flat at each gain step.
This stage achieves a gain range from 0dB to 12dB with 2dB step size.
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Fig. 4 Schematic of the amplifier in coarse gain control stage
Output Buffer
Two source followers are used to achieve 50 ohms output resistance.
4．LAYOUT AND SIMULATION RESULTS
The layout of the proposed VGAdesigned with TSMC 65nmCMOS technology in Cadence Virtuoso environment is shown inFig.5. The area of the total VGAincluding pads is 1.5×0.6mm 2 . The post-simulation result of output 1dB compression point at 0dB gain is shown as Fig.9 . The output 1dB compression point at 0dB gain is 0dBm. with 2dB step. The noise figure is below 18.8dB from 10MHz to 1.08GHz at 60dB gain. The output 1dB compression point is 0dBm at 0dB gain.
